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Abstract
This paper presents a detailed DC-side fault analysis consid-
ering inductive termination of lines within a High Voltage
Multi Terminal Direct Current (HV-MTDC) grid. The analy-
sis aims to provide design guidelines for DC-side inductors,
taking into account important aspects of protection such as
the required speed of operation of relays and the performance
characteristics of current interruption devices (i.e. of DC cir-
cuit breakers (CBs)). Moreover, the impact of current limiting
inductors on the fault signatures is investigated. In particular,
it has been found that DC-side inductors not only limit the
fault current level, but also the resulting signatures in voltage
and current, can assist to enhance speed of operation, stability
and selectivity of protective functions for DC-side faults. The
analysis has been extended to include the impact of inductive
termination on fast transient phenomena known as travelling
waves. Specifically, DC-side inductors can form a significant
reflection boundary for the generated travelling waves. A
deeper insight into the faults have been achieved by utilising
Wavelet Transform.
1. Introduction
High Voltage Direct Current (HVDC) power transmission
is becoming increasingly competitive compared to high-
voltage-alternating-current power transmission, especially for
bulk power transmission over long distances. This is because
of many technical and economical advantages introduced
by HVDC-based transmission technology, utilising the most
recently developed voltage source converters (VSCs). Those
advantages include bulk power transfer over long distances
[1] (notably from offshore wind [2]), upgrading existing
AC networks [3], interconnection of asynchronous grids and
black start capability [4]. For the practical implementation
and operation of MTDC grids there are several outstanding
issues to be solved. Major categories of these include power
flow control [5], dynamic behaviour and stability [6], grid
support and system integration [7] and finally, fault manage-
ment [8], [9] (i.e. protection, fault location and fault ride
through).
With regards to protection, DC side faults are characterised
by large inrush currents escalating over a short period of
time [10], [11]. After the occurrence of a feeder fault on
a transmission system, protection systems are expected to
minimise its detrimental effects, by initiating clearing actions
such as selective tripping of circuit breakers. As such, there is
a need for transient DC fault characterisation and subsequent
development of a discriminative, fast, sensitive and reliable
DC protection method. Up to now there are a few schemes
reported in the open literature for MTDC networks. For the
implementation of non-communication-based schemes (i.e.
non-unit) in MTDC networks, there is a noteworthy trend
towards the placement of DC reactors at both ends of trans-
mission lines. The intentional placement of such inductive
components reduces the rate of rise of DC current, while it
changes the resulting DC voltage signatures. Based on the
fact that the voltage is different, depending on the faulted
line, DC inductors can assist towards the implementation
of a discriminative protection system [12]–[15]. In [12], a
two-stage protection scheme is proposed by utilising under-
voltage and voltage derivative criteria. In the reported work,
the principles of non-unit protection are developed taking
into account the reflection of travelling waves at an induc-
tive termination. For the reported studies an inductor of 25
mH has been utilised, while the impact of the inductance
value selection on voltage signatures has been numerically
investigated. In [13], the DC voltage derivative (calculated
from the line side of the reactor) is utilised for fast detection
and localisation of DC-side faults. Is such studies, a 100 mH
inductance is placed at line terminals. In [14], the rise rate
of the DC reactor voltage with predefined voltage thresholds
is utilised to provide fast and discriminative protection in
a meshed MTDC system. In this work the inductor value
has been set to 200 mH. In [15], a method based on ratio
of transient voltages (calculated by voltage measurements
at both sides of current-limiting inductors of 10 mH), is
proposed. In the work conducted in [16], 150 mH inductors
are utilised to reduce the rate of rise of DC current, and hence
provide a time margin to perform high speed differential
protection.
Lumped inductors also play a major role in the design of ded-
icated DC breakers which is a key facet for the clearance of
DC faults and hence the realisation of meshed MTDC grids.
The intentional placement of inductors within DC breaker’s
circuit provides a high impedance path which can reduce the
rate of rise of DC current [17]–[20], but also facilitate the
creation of current zero-crossing and arc extinction [21], [22].
The inductor placement on the HVDC transmission system
is also an interesting research topic for DC fault ride-though
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[23], and for offshore wind farm considerations [24].
The literature review carried out on the utilisation of DC-
line inductors revealed that much of the reported research
does not provide solid explanations or guidelines for the
choice of inductor value. This paper aims to provide such
design guidelines, taking into account important aspects,
including the required speed of operation of the relays and
the performance characteristics of DC-CBs. Moreover, the
impact of current limiting inductors on the post-fault voltage
signatures is investigated.
2. DC Inductor Design
For the correct sizing of the inductor the following parame-
ters should be taken into consideration:
• DC voltage.
• Type of fault.
• Operation time of DC-CBs.
• Maximum current the system can interrupt or sustain.
• Any other (known or estimated) time delays.
The calculation of inductance Ldc is performed in three steps,
as described by equations (1) to (3). The first step is the
calculation of the total operation time top of the protection
system (including fault detection and isolation), given by
top = tCB + tIED + tmeas (1)
where tCB is the operation time of CB, tIED is the pro-
cessing time delay of the IED, and tmeas contains any
additional time delays related to acquisition of the required
measurements. Any other known or estimated delays shall
also be added at this point. The total operation time top is
then utilised for the calculation of the expected current rate
of rise didc/dt, given by
didc/dt =
Idc−max
top
(2)
where Idc−max is the maximum DC current which the
system can interrupt or sustain. It is recommended that for
Idc−max, the maximum breaking current of the available DC-
CB should be used.
For the final step, the worst case fault type and the resulting
voltage drop should be considered. Typically, the worst fault
scenario for VSC-based grids is a solid (i.e. fault resistance
Rf ≈ 0) pole-to-pole fault at the converter terminals (see
Figure 1). In this case, the expected voltage drop would
reach 100 % assuming that any other resistance in the fault
path (i.e breaker resistance RCB at normal operation) can be
neglected. Finally, the inductance value Ldc can be calculated
as
Ldc ≥
∆Vdc
didc/dt
(3)
where∆Vdc is the expected maximum voltage drop. It should
be noted that equation (3) will produce the value of the
inductance Ldc for one pole if single-pole voltage is used.
Alternatively, if pole-to-pole voltage is utilised, the resulting
inductance will be equal to 2Ldc.
Figure 1: Equivalent circuit of DC busbar fault for Ldc sizing.
3. Simulation Results
3.1. Modelling
In this section, DC-side faults and their associated generated
transient phenomena are analysed. For such an analysis, a
five terminal MTDC grid (illustrated in Figure 2) has been
developed. The system architecture has been adopted from
the Twenties Project case study on DC grids. There are five
400-level, Modular Multilevel Converters (MMCs) operating
at ±400 kV (in symmetric monopole configuration), Hybrid
Circuit Breakers (HbCBs), and current limiting inductors at
each transmission line end. Transmission lines have been
modelled by adopting distributed parameter model, while
for the DC breaker a hybrid design by ABB [20] has been
considered. The parameters of the AC and DC network
components are described in detail in Table 1.
Figure 2: Five terminal MTDC grid.
TABLE 1: MTDC network parameters.
Parameter Value
DC voltage [kV] ± 400
DC inductor [mH] 150
Line resistance [Ω/km] 0.015
Line inductance [mH/km] 0.96
Line capacitance [µF/km] 0.012
Line lengths (1 to 5) [km] 180, 120, 500, 150, 100
AC frequency [Hz] 50
AC short circuit level [GVA] 40
AC voltage [kV] 400
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3.2. Inductor sizing
An example of inductor sizing is presented here taking into
account the guidelines presented in Section 2. The total
operation time top has been estimated as 3.3 ms, consid-
ering that tCB =2 ms (operation time of ABB HbCB),
tIED =1 ms and tmeas =0.3 ms. Values of tIED and
tmeas have been estimated taking into account that local
measurements will be utilised for protection relays. The
rate of rise didc/dt is calculated considering that maximum
Idc−max is set to 9 kA, which corresponds to the maxi-
mum breaking current of HbCB. As such, the rate of rise
didc/dt = 9 kA/3.3 ms=2.73 kA/ms.
Inductance value Ldc is calculated considering the worst case
scenario, which would be a solid fault at any busbar of
MTDC network illustrated in Figure 2. Taking into account
that CBs are not activated during the initial phase of the fault,
their resistance RCB can be taken as zero. Since the worst
case is a solid fault, the corresponding fault resistance Rf can
also be treated as zero. Consequently, based on the proposed
±400 kV network and for a solid fault at any busbar, the
inductance value should be Ldc ≥ 400 kV/2.73kA/ms →
Ldc ≥ 146.5 mH.
For clarity, Figure 3 illustrates simulation results for a pole-
to-pole solid fault at terminal T1 (see Figure 2), trigerred at
t = 0 ms with 2 ms post fault data for different inductance
values.
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Figure 3: Rate of rise of DC current with different inductance
values, for solid pole-to-pole fault at terminal T1.
Table 2 presents the time required to reach 9 kA for the
inductances illustrated in Figure 3. As calculated by equation
(3), it is therefore verified that the inductance value of 150
mH is the most appropriate option.
TABLE 2: Time indices at 9 kA.
Inductance [mH] 0 10 25 50 100 150 200
Time [ms] 0.22 0.60 0.93 1.49 2.70 3.97 5.31
3.3. Impact of DC inductors on fault generated
voltage signatures
In order to investigate the impact of inductive line termina-
tion on transient phenomena, studies on five different fault
scenarios have been carried out. The location of these faults
are depicted in Figure 2 and further explained in Table 3. It
should be noted that for those cases, the voltage and current
measurements have been captured at the line side of L13. In
this convention, fault F1 is considered close-up internal, F2
is considered remote internal, F3 is a busbar fault (external),
F4 is a forward external fault and F5 is a reverse external
fault.
TABLE 3: Descritpiton of fault scenarios.
Scenario Description
F1 Close-up internal fault at Line 1 (15 km from T1)
F2 Remote internal fault at Line 1 (179 km from T1)
F3 Busbar external fault at Busbar 3
F4 Forward external fault at Line 3 (5 km from T3)
F5 Reverse external fault at Line 2 (5 km from T1)
For the analysis of the fault scenarios presented in Table 3, it
is of major importance to define the equivalent inductance L
from point of measurement (i.e. line side of L13) to the actual
fault. These have been calculated and included in Table 4.
TABLE 4: Equivalent inductance L from point of measure-
ment to the fault (corresponding to scenarios F1 to F5 - Table
3).
Scenario Inductance Value [mH]
F1 LL1 · dL1 14.4
F2 LL1 · dL1 171.84
F3 (LL1 · lL1) + L31 322.8
F4 (LL1 · lL1) + L31 + L32 + (LL3 · dL3) 477.6
F5 L13 + L12 + (LL2 · dL2) 304.8
where LL1, LL2, LL3 are the inductances per kilometre of
lines 1 to 3 respectively, lL1, lL2, lL3 is the total length of
lines 1 to 3 respectively and dL1, dL2, dL3 are the distances
to fault for faulted lines 1 to 3 respectively
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Figure 4: DC voltage and current response corresponding to
fault scenarios F1 to F5.
Figure 4a illustrates the current feed of Line 1 for fault
scenarios F1 to F5. As expected, after the fault trigger at
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Figure 5: Voltage response (measured both at Terminal T1 and line side of L13) for fault scenarios described in F1 to F5.
tfault = 2.0 ms high currents flow through Line 1. Even
though travelling waves (and their associated propagation
delays corresponding to fault location) are present in current
measurements, the distinctive features for fault discrimina-
tion are visibly attenuated. The only apparent feature relates
to the fault F5 where power and hence current reversal are
observed. For this reason, the nature of the fault is better
investigated by utilising voltage measurements. For each fault
scenario, the voltage response is depicted individually in
Figure 5. Additionally, the voltage measured at terminal T1 is
also included to better demonstrate the significance of current
limiting inductors.
In all cases there is a significant difference between the two
captured voltage waveforms for internal faults F1 and F2
(Figure 5a and Figure 5b respectively). These appear to have
distinctive sharp edges which are more pronounced on the
line side of inductor L13 (as the measuring point is closer to
the fault and does not have any lumped reactor in-between).
As for external faults F3, F4 and F5, the voltage response
is more gradual and there are no sharp edges on the voltage
waveforms. This is expected since for any external fault, the
equivalent inductance included in the fault current path is
always significantly larger than for the internal fault due to
the installed lumped reactors (see Table 4).
A challenge for those five fault scenarios would be the
discrimination between F2, F3 and F4 as they are practically
in the same location separated by different values of lumped
inductors. Such discrimination would be very useful in the
context of protection. By observing the expanded view area
depicted in Figure 5f for faults F2, F3 and F4, it can be
seen that for the remote internal fault (i.e. F2) the magnitude
of the first voltage travelling wave reaches the lowest value
(approximately -700 kV). However, for any external fault (i.e.
F3 and F4), DC voltage falls down until -170 kV. This gives
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Figure 6: Post fault DC voltage and the resulting WT.
a relatively wide margin to achieve reliable discrimination
based on under-voltage criteria. The same logic could be
applied by adopting rate of change of DC voltage, but
challenges related to noise are expected to arise.
Even though the level of DC voltage can assist towards
the discrimination of faulted feeders, there is a significant
challenge related to fault resistance Rf . Specifically, highly-
resistive fault can impose smaller voltage drop and hence it
would be difficult to set voltage thresholds. As such, Wavelet
Transform is a possible solution to mitigate these challenges.
3.4. Impact of DC inductors on travelling wave
based detection
It has been demonstrated in Section 3.3 that the inductive
termination of transmission lines forms a significant bound-
ary for DC voltage and current signatures; this was demon-
strated both for internal and external faults. The difference
is more significant for the DC voltage traces than for the
current. However, difficulties may arise regarding voltage
threshold selection under highly-resistive faults. To address
this issue and further investigate the impact of inductive
termination on the detection of travelling waves, the DC
voltage measurements captured for fault scenarios F1 to
F5 presented in Section 3.3, have been analysed through
Wavelet-transform. The wavelet transform of a function v(t)
can be expressed as the integral of the product of v(t) and the
daughter wavelet Ψ∗a,b(t). The daughter wavelet Ψ
∗
a,b(t) is a
scaled and shifted version of the mother wavelet Ψa,b(t).
Scaling is implemented by α which is the binary dilation
(also known as scaling factor) and shifted by b, which is the
binary position (also known as shifting or translation). If the
function v(t) and mother wavelet Ψa,b(t) are real functions
then the resulting WTψ(α,b)v(t) is also a real function. In
any other case, the mother wavelet Ψa,b(t) and the resulting
WTψ(α,b)v(t) are complex functions.
WTψ(α,b)v(t) =
∫ +∞
−∞
v(t)
1√
α
Ψ
(
t− b
a
)
︸ ︷︷ ︸
daughter wavelet Ψ∗
a,b
(t)
dt (4)
Figures 6a and 6b illustrate the DC voltage signatures (cap-
tured at the line side of inductor) for internal and external
faults respectively. The corresponding Wavelet-transform is
depicted in Figures 6c and respectively 6d.
In the case of internal faults F1 and F2, the resulting Wavelet
transforms reach high values up to 2 · 106 (Figure 6c). This
is due to the fact that the measuring point is closer to the
fault and does not have any lumped reactor in-between. As
for external faults F3, F4 and F5, the resulting magnitude of
Wavelet transforms are highly attenuated (Figure 6d). This
is expected since for any external fault, the equivalent induc-
tance included in the fault current path is always significantly
larger than for the internal fault due to the installed lumped
reactors (see Table 4).
The difference in magnitude of Wavelet transform between
and external faults, provides a significant safety margin for
fault discrimination and hence to the design of a reliable
protection system. Such margin is much wider than the
one presented in Figure 5f where DC voltage magnitude
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was utilised. Moreover, simple under-voltage criteria can be
jeopardised by other transients or excessive noise in voltage
measurements. Consequently, as it has been demonstrated,
Wavelet Transform can be a very effective tool for designing
MTDC protection schemes, especially when travelling wave-
fronts are attenuated by the terminating inductors.
4. Conclusions
This paper presented a detailed DC-side fault analysis con-
sidering inductive termination of lines within an MTDC
grid. The analysis provided design guidelines for DC-side
inductors, taking into account important aspects of protection
such as the required fault detection time and the performance
characteristics of the associated circuit breakers (CBs). It has
been demonstrated that the utilisation of inductive termina-
tions in DC lines not only limits the rate-of-rise of current but
also provides very useful voltage signatures which assist in
reliable discrimination between internal and external faults.
In particular, in the case of multi-terminal network such
discrimination can be achieved by continuously monitoring
the status of DC voltage on the line side of the installed
inductor. Moreover, it has been demonstrated that inductive
termination of lines forms a significant boundary for voltage
travelling waves. As such, by utilising Wavelet Transform
applied on the resulting post-fault voltage signatures, further
and more reliable discrimination of faults can be achieved.
Finally, it had been demonstrated that the point of measure-
ment significantly affects the captured fault signatures. As
a result, depending on the point of measurement, different
fault-related functions (e.g. protection) can be designed ac-
cordingly. The work presented in this paper can act as a
tool for inductor sizing but also for developing discriminative
fault detection schemes based on travelling waves incorpo-
rating well-tuned Wavelet Transform.
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